Ultra-Wideband and Low Noise Transimpedance Amplifier

Jawdat Abu-Taha


We present a new transimpedance amplifier (TIA) design possessing an improved bandwidth. This TIA employs a parallel combination of two series resonate circuits with different resonate frequencies on the conventional regulated common gate (RGC) architecture. In the proposed TIA, we employ the capacitance degeneration and series inductive peaking for pole-zero elimination. We implemented the layout of proposed TIA in a 0.18-µm CMOS process, where a 100-fF photodiode is considered. Our post-simulation test results show that the TIA provides 53-dBΩ transimpedance gain and 24-pA/ input referred noise. The designed TIA consumes 11 mW from a 1.8-V supply, and its group-delay variation is 5-ps over 13-GHz 3-dB bandwidth.


Transimpedance amplifier (TIA), regulated common gate (RCG), capacitance degeneration network, input-referred noise and bandwidth.

Full Text:



Gupta, M., U. Singh, and R. Srivastava, Bandwidth Extension of High Compliance Current Mirror by Using Compensation Methods. Active and Passive Electronic Components, 2014. 2014: p. 8.

Ravikumar, S., Circuit architectures for high speed CMOS clock and data recovery circuits. 2015.

Sung Min, P. and Y. Hoi-Jun, 1.25-Gb/s regulated cascode CMOS transimpedance amplifier for Gigabit Ethernet applications. Solid-State Circuits, IEEE Journal of, 2004. 39(1): p. 112-121.

Behzad, R., Design of Integrated Circuits for Optical Communications, 2nd Edition. 2012 Wiley.

Li, C. and S. Palermo, A Low-Power 26-GHz Transformer-Based Regulated Cascode SiGe BiCMOS Transimpedance Amplifier. Solid-State Circuits, IEEE Journal of, 2013. 48(5): p. 1264-1275.

Mohan, S.S., et al., Bandwidth extension in CMOS with optimized on-chip inductors. Solid-State Circuits, IEEE Journal of, 2000. 35(3): p. 346-355.

Sackinger, E. and W.C. Fischer. A 3 GHz, 32 dB CMOS limiting amplifier for SONET OC-48 receivers. in Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International. 2000.

Sung-Eun, K., et al. CMOS optical receiver chipset for gigabit Ethernet applications. in Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on. 2003.

Chan, F.C.a.Y., Bandwidth Enhancement of TIA by a Capacitive-peaking Design. IEEE Journal of Solid-State Circuits, 1999.

Chin-Wei, K., et al., 2 Gbit/s transimpedance amplifier fabricated by 0.35µm CMOS technologies. Electronics Letters, 2001. 37(19): p. 1158-1160.

Momeni, O., H. Hashemi, and E. Afshari, A 10-Gb/s Inductorless Transimpedance Amplifier. Circuits and Systems II: Express Briefs, IEEE Transactions on, 2010. 57(12): p. 926-930.

Mekky, R.H., P.V. Cicek, and M.N. El-Gamal. Ultra low-power low-noise transimpedance amplifier for MEMS-based reference oscillators. in Electronics, Circuits, and Systems (ICECS), 2013 IEEE 20th International Conference on. 2013.

Qiwei, S., et al., Novel pre-equalization transimpedance amplifier for 10 Gb/s optical interconnects. Journal of Semiconductors, 2015. 36(7): p. 075002.

Buckwalter, J.K.a.J.F., Bandwidth Enhancement with Low Group-Delay Variation for a 40-Gb/s Transimpedance Amplifier IEEE Transactions on Circuits and Systems—I: Regular Papers 2010. vol. 57 (no. 8).

Zhenghao, L., et al., Broad-Band Design Techniques for Transimpedance Amplifiers. Circuits and Systems I: Regular Papers, IEEE Transactions on, 2007. 54(3): p. 590-600.

Al-Juaid, M.S., Design of variable gain transimedance preamplifier.1998.

Sedra , A.S., K. C. Smith, Microelectronic Circuits. Seventh Edition. 2014, Oxford University Press

Levinzon, F., Comparison of 1/f Noise and Thermal Noise in JFETs and MOSFETs, in Piezoelectric Accelerometers with Integral Electronics. 2015, Springer. p. 93-106.

Wang, C.-Y., C.-S. Wang, and C.-K. Wang. An 18-mW two-stage CMOS transimpedance amplifier for 10 Gb/s optical application. in Solid-State Circuits Conference, 2007. ASSCC'07. IEEE Asian. 2007. IEEE.

Lu, Z., et al., Design of a CMOS broadband transimpedance amplifier with active feedback. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 2010. 18(3): p. 461-472.

Petersen, A.K., et al. Front-end CMOS chipset for 10 Gb/s communication. in Radio Frequency Integrated Circuits (RFIC) Symposium, 2002 IEEE. 2002.

Jun-De, J. and S.S.H. Hsu, 40-Gb/s Transimpedance Amplifier in 0.18µm CMOS Technology. IEEE Journal of Solid-State Circuits, 2008. 43(6): p. 520-523.

Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 International License.